Abstract
Introduction
We used five different I/O standards technique for power efficient Fibonacci generator and it is implemented on virtex-6 FGPA, FF484 packages and XC6VLX75T device. WPA and WPA2 (Wi-Fi Protected Access) key generation can be accomplished by using Fibonacci generator [11] . Where 17-flip-flops, 18 multiplexer and DE multiplexer, one 18 bit adder is used in the Fibonacci generator. The reference voltage for HSLVDCI is 0.75v whereas, HSTL, LVCMOS use 1.2v and, SSTL15 and LVDCI-DC2 with 1.5v.Xpower analyzer is used for power analysis. In earlier [2] we have observed that using SSTL IO standard family to generate a unique 16-bit key using FPGA has been successfully achieved and shows out of all SSTL standards for bidirectional transmission SSTL15 has shown around 70% of reduction in energy dissemination while operating on different frequency ranging from 1GHz to 1THz and given new direction for green communication also.In [2] this while comparing the parameters we have considered three main parameters that are Clock, signal and IO power prime focus. Where as in this paper we have extended this work using this with different IO standards in FPGA but for generating 64-bit unique key using Fibonacci generator with two different frequency i.e. 1GHZ and 10GHz, where we also change our prime focus of comparison on basis of IO power only.
Literature Review
In [2] , the main work was done on six different available classes of Stub-Series Terminated Logic (SSTL) Input/output standard is used for the design of Green Fibonacci generator on 40nm FGPA bidirectional termination. Where it is analysed that SSTL 15 is most energy efficient and saves around is 77.00%, 45.89%, 19.23% and 14.41%energy as compared to other SSTL family standards respectively. In [3] , earlier work is done on Digitally Controlled Impedance (DCI) and there is 50% dynamic power reduction at 1.5Vcco, 35.2% dynamic power reduction in DCI based IO standard implementation of RAM seen. We are implementing that work from RAM to Fibonacci generator with different IO standards. In [3] , it has been seen around 67% dynamic power reduction with LVCMOS12 when we migrate from 90-nm Spartan-3 FPGA (Field Programmable Gate Array) to 40-nm Virtex-6 FPGA. In [4] , LVCMOS I/O standard provides single ended IO interface to the external devices in FPGA, Soc and 3-D IC designs. Reference [5] describes characteristics of the LVCMOS output/input buffer and the design along with challenges at each phase of the design. It describes the other related phenomena e.g. Hot carrier effect, gate oxide integrity is related to the performance of the buffers. The writer of Historia Mathematica in his book interprets Pingala's cryptic formula misrau [7] . SSTL is used to design an Image ALU [8] and Fire Sensor [9] . Previously work is done on using SSTL in energy efficient design of Key Generator. In this paper we are comparing different IO standards using two different frequency on 1GHz and 10 GHz and generating energy efficient design key on different frequency and encouraging to work for green communication.
Block Diagram of Fibonacci Generator

Top Level Schematic of Fibonacci Generator
This Fibonacci generator is an energy efficient design using IO standards. The Fibonacci series is invented by Indian mathematician Pingala in 200BC in Taxilla [6] . In this it generate unique 64-bit key using FPGA and help in green communication.
Figure1: Fibonacci Generator Implemented In Xilinx ISE 14.6
Here, we are extending our design approach to five different IO Standards. These are: Low Voltage version of Digitally Controlled Impedance (LVDCI), CMOS (LVCMOS), and Digitally Controlled Impedance Driver with Half Impedance (LVDCI_DV2) and High Speed version of Low Voltage Digitally Controlled Impedance (HSLVDCI), Transceiver Logic (HSTL).
In Figurer 2, there is input signal clock (CLK), reset (RST), and enable (ENB) signal. There are 64-bit outputs generated by Fibonacci generator in form of each Fibonacci number per clock pulse. 
RTL Schematic of Fibonacci Generator
Technology Schematic of Fibonacci Generator
RESULTS
A. Low Voltage Digitally Controlled Impedance (LVDCI)
In this we consider readings on two different frequencies 1 GHz and on 10 GHz in which Signal, clock and I/O power are main components of Dynamic power. I/O power is higher than any other dynamic power and whereas clock power is the least used dynamic power. In Table 1 , clock power is 0.036W, 0.35W and I/O power is 0.10W, 0.88W on 1GHz and 10GHz operating frequency respectively. In Table 2 , for LVCMOS standards supports 2mA, 4mA, 6mA and 8mA drive current. In this we used LVCMOS15 which support 16mA current. I/O power is 0.10W, 0.007W and Clock power is 0.04W, 0.36W on 1GHz and 10GHz operating frequency respectively. In Table 3 , for HSTL standards, I/O power is 0.356W and 0.840W and Clock power is 0.036W, 0.356W on 1GHz and 10GHzoperating frequency respectively. In Table 4 , for HSLVDCI-18 standards, I/O power is 0.118W and 1.179W, Clock power is 0.039W and 0.401W on 1GHz and 10GHz operating device frequency respectively. In Table 5 , for SSTL15 standards, I/O power is 0.216W, 1.577W and Clock power is 0.037W, 0.369W on 1GHz, and 10GHzdevice operating frequency respectively. A Low voltage Digital Component impedance is taking the minimum IO power which is 8.8mW in quantity. An HSTL input/output standard is taking maximum among all IO standards. We are achieving power reduction in range of -80% using LVDCI_DV2 or LVCMOS in place of SSTL or HSTL as shown in on 1GHz frequency where as
B. Low Voltage Complementary Mos
C. High Speed Transceivers Logic (HSTL)
D. High Speed Lvdci (Hslvdci)
E. Power Dissipation with SSTL15 I/O Standard
F. Effect of IO Standard on IO Power
G. Comparison Of Io Standards On 1ghz Frequency
Figure 4: Power Dissipation on 1 Ghz
In Figure 4 , by comparing different I/O power of I/O standard, it is observed that, while operating on 1GHz, the reduction in I/O power is19.39%, 20.25%, 33.50%, 19.19% and 21.60% respectively. While studying graph it is observed that LVDCI-DV2 achieve power reduction 81.18% and after that second IO standard which show reduction in power is LVCMOS with nearly 80%. So we can say out of above used IO standard LVDCI-DV2 gives better performance than HSLVDCI, LVCMOS, HSTL and SSTL on frequency used 1GHz.
H. Comparison of Io Standards on 10 Ghz
In Figure 5 , On comparing different I/O power it is observed that, while operating on 10 GHz, the reduction in I/O power is 21.79%, 23.47%, 20.25%, 18.19% and 17.60% respectively. From the graph it is observed that SSTL achieve power reduction 82.49% and after that second IO standard which shows reduction in power is HSTL with nearly 80%. So we can say out of above used IO standard SSTL gives better performance than LVDCI-DV2, LVCMOS, HSTL and HSLVDCI on frequency used 10GHz. 
Conclusion
Among 5 different I/O standards, for 1 GHz frequency, LVDCI-DV2 is the most energy efficient and SSTL15 is the worst energy efficient and on comparing the IO standards in 10 GHz, it is observed that SSTL perform better energy efficient when Fibonacci generator is operating with the reduction in I/O power is 17.50% as compare to others.
Future Scope
There is an open scope to redesign this Fibonacci generator on 28nm or 16nm ultra scale in order to reduce the power Dissipation. In this work, five different/O standards are used to achieve energy efficiency in Fibonacci generator on the scale of frequency 1GHz and 10GHz. Therefore, LVDCI-DC2 I/O standard can be used to optimize power Dissipation for 1GHz frequency and SSTL can be used to optimize Power dissipation on 10GHz frequency.
